参数资料
型号: 1215E
英文描述: TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC
中文描述: 测试/ JTAG支持|的CMOS | QFP封装| 48PIN |塑料
文件页数: 79/92页
文件大小: 1041K
代理商: 1215E
80
Agere Systems Inc.
User Manual
April 2001
Advanced Operational Mode
497AE and 1215E Boundary-Scan Master 2
Appendix D—BSM2 (1215E) Data Sheet (continued)
Read/Write Cycle Timing—Asynchronous Operation
Read and write cycle operation in asynchronous mode is described by a series of figures in this section. The fig-
ures represent asynchronous operation of both the 497AE and the 1215E.
Notes:
1. CE* goes to logic 0. CE* is the main control signal for the device. All other signals are valid/meaningful only if this signal is active (= 0).
2. R/W* goes to logic 1. The R/W* and RA[4:0] signals can be set up before CE* becomes active. This diagram shows worst case access time
for each signal. If both signals are set up in advance of CE* becoming active, data becomes valid on D[15:0] at point 3 rather than
point 6.
3. When both CE* = 0 and R/W* = 1, the D[15:0] output buffers are turned on.
4. RDY becomes valid. The interval B represents the best case timing for RDY going to logic 1 after CE* becomes active. The worst case is
approximately 3 cycles of the signal on TCKIN after the previous CE* access.
5. Controlling processor drives valid address on RA[4:0].
6. Data becomes available on the data bus. The interval A is the access time of the device—time for address decoding and outputting data to
the data bus.
7. CE* going to logic 1 terminates the cycle. Although R/W* is shown as don’t care in this diagram, this signal should remain = 1 through this
point for normal read operations. Otherwise, a write operation could occur (see Figure 16). The situation depicted in the present figure illus-
trates that write may follow a read operation in one CE* cycle—if the proper write cycle timing is followed. In the 1215E device, multiple non-
memory reads can occur in a single CE* cycle by changing the address bus (RA[4:0]) and carefully maintaining proper data access time
from RA[4:0] to D[15:0] (interval A).
C. The interval C is the delay between RDY going to logic 1 and availability of data on the data bus in the case in which the device is not ready
when accessed—CE* is active, and the initial value of the signal on RDY is 0.
Figure 15. 1215E Read Cycle Timing Diagram
CE*
R/W*
RA[4:0]
D[15:0]
RDY
B
A
C
3
1
2
6
4
5
7
相关PDF资料
PDF描述
1243-TYPE Uncooled Laser Transmitter
1245-TYPE Uncooled Laser Transmitter
125-0212-3 EINBAUSTECKER PUSH PULL 8POL
125-0213-6 STECKER PUSH PULL 4POL
125-0214-9 KUPPLUNG PUSH PULL 4POL
相关代理商/技术参数
参数描述
1215-EN 制造商:Thomas & Betts 功能描述:INSERT BUSHING--2
1215F10 功能描述:BATT PK 15.0V AA SIZE CARBN ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025
1215F2 功能描述:BATT PK 3.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025
1215F2X2 功能描述:BATT PK 6.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025
1215F2X3 功能描述:BATT PK 9.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025