- 您现在的位置：买卖IC网 > PDF目录68777 > 1215E TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC PDF资料下载
参数资料
| 型号： | 1215E |
| 英文描述： | TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC |
| 中文描述： | 测试/ JTAG支持|的CMOS | QFP封装| 48PIN |塑料 |
| 文件页数： | 76/92页 |
| 文件大小： | 1041K |
| 代理商： | 1215E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
78
Agere Systems Inc.
User Manual
April 2001
Advanced Operational Mode
497AE and 1215E Boundary-Scan Master 2
Appendix D—BSM2 (1215E) Data Sheet (continued)
Pin Descriptions (continued)
The pins listed in Table 17 are used to provide the parallel interface between the BSM2 and a generic processor or
an ATE. An asterisk after a pin name indicates that that pin is active low.
Table 17. 1215E Processor Interface Pins
Pin
Symbol
Name/Description
1TOE*
TAP Output Enable. This active-low input is inverted and logically ORed with
the TDO Output Enable Control (TOEB) bit of the CUTO register. This pin pro-
vides the hardware mode of control of the 3-stating of TAP outputs. A detailed
explanation of operation is to be found in the description of the TOEB bit.
3TCKIN
Test Clock Input. This is a 50% duty cycle clock input with a maximum fre-
quency of 65 MHz. The TCK clock output is derived from this input clock. All
internal BSM2 operations are synchronous with respect to TCKIN.
4USERIN
User Input. This pin provides the capability of optionally monitoring the state of
a user selected signal without adding additional parallel I/O decoding logic to a
design. Because of pin limitations it is not available on the 497AE device. If it is
unused in the 1215E design, it should not be left floating, but tied either high or
low.
6
USEROUT0
User Output 0.This pin provides the means of signalling an interrupt to the
controlling processor according to certain conditions of the Test Data Memories
(FIFOs) (e.g., full, empty, etc.). The pin can be considered to be the output of a
9-input OR tree as follows: The USR0 bit in the CUTO register is ORed with the
STAT[15:12] and STAT [3:0] bits of the status register under control of a mask
programmed in the USRC0[7:0] bits of the CMU register.
9
USEROUT1
User Output 1. This pin provides the means of signalling an interrupt to the
controlling processor according to certain conditions of the Test Data Memories
(FIFOs) (e.g., full, empty, etc.). The pin can be considered to be the output of a
9-input OR tree as follows: The USR1 bit in the CUTI register is ORed with the
STAT[15:12] and STAT [3:0] bits of the status register under control of a mask
programmed in the USRC1[7:0] bits of the CMU register.
10
RST*
Reset (Active-Low). This active-low input pin can be used to synchronously
reset the entire device. A low pulse applied to RST* on the rising edge of the
signal on TCKIN is sufficient to initiate the BSM2 internal reset operation. All of
the output and bidirectional signals are set to a high-impedance state when
RST* = 0.
11, 12
SC[0:1]
(AMODE_SW,
ATEST_EN)
Scan Control. These pins are used for signals that run a scan-test of the
1215E. For normal operation, both signals should be tied to logic 1 or (because
they have internal pull-ups) left disconnected. For information on specific oper-
ation of the scan-test, contact Agere.
14
INT*
Interrupt (Active-Low). This is an active-low, open drain (open collector) out-
put pin. It generates processor interrupts (e.g., for FIFO over-/underflow or
completion of BIST). (See discussion under Interrupt Control. Compare to
USEROUT0 and USEROUT1, above.) For proper operation, this pin should be
terminated with a pull-up resistor.
23
RDY
READY. This is only used in asynchronous operation of the host interface. This
output pin provides the handshake signal to the controlling processor. The pin
has no function when the device is operating in 497AA compatible mode.
相关PDF资料 |
PDF描述 |
|---|---|
| 1243-TYPE | Uncooled Laser Transmitter |
| 1245-TYPE | Uncooled Laser Transmitter |
| 125-0212-3 | EINBAUSTECKER PUSH PULL 8POL |
| 125-0213-6 | STECKER PUSH PULL 4POL |
| 125-0214-9 | KUPPLUNG PUSH PULL 4POL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 1215-EN | 制造商:Thomas & Betts 功能描述:INSERT BUSHING--2 |
| 1215F10 | 功能描述:BATT PK 15.0V AA SIZE CARBN ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
| 1215F2 | 功能描述:BATT PK 3.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
| 1215F2X2 | 功能描述:BATT PK 6.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
| 1215F2X3 | 功能描述:BATT PK 9.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
发布紧急采购，3分钟左右您将得到回复。