参数资料
型号: 1215E
英文描述: TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC
中文描述: 测试/ JTAG支持|的CMOS | QFP封装| 48PIN |塑料
文件页数: 14/92页
文件大小: 1041K
代理商: 1215E
Agere Systems Inc.
21
User Manual
April 2001
Advanced Operational Mode
497AE and 1215E Boundary-Scan Master 2
Automatic Test Pattern Generation
(ATPG), Scan Sequence Modification
(SSM), and Signature Analysis (continued)
Hardware Generation of Test Sequences
(continued)
lines input to the multiplexor are selected as the test
output. This generates the set of
N-bit serial test vec-
tors comprising the serialized counting sequence. As
before, the complementary sequence can be con-
structed by inverting the output.
Pseudorandom ATPG
The third sequence that the SSM facilitates is the pseu-
dorandom sequence. This can be applied to the inter-
connect and the response compressed to a signature
to give a pass/fail indication. The techniques for design-
ing a pseudorandom test generator are well known and
are not described in this document. The BSM2 has a
32-bit PRPG, the seed of which can be programmed.
This generator can prove especially useful for cluster
test and for testing the internal logic of some devices
that do not have BIST.
Constant Output
Another useful mode of the ATPG is that in which a
constant 1 or constant 0 is shifted out via TDO. This
would be used when the BYPASS (all 1) or EXTEST
(all 0) instruction is being scanned into the IR of all the
devices in a selected/attached B-S chain.
Note:
While constant output ATPG is selected, the
SSM function must be disabled.
Programming ATPG and SSM Functions
The selection of the source of test vectors and the des-
tination of the test response is programmed in the CUTI
register, bits TIOM[2:0]. The ATPG type that is to be
selected is programmed in the configuration registers,
bits AMD[1:0]. Enabling/disabling of the SSM is also
controlled by the CUTI register, bit SSME. Finally, bit
AC in CUTI controls whether or not the output of the
ATPG is complemented. More details concerning these
registers are provided in Appendix B—BSM2 Internal
Register Descriptions.
The operation of the ATPG is synchronized with the
TAP State Tracker. When the TAP State Tracker indi-
cates that all the TAP controllers on the selected/
attached B-S chain have entered the Shift-DR TAP
controller state, and the TDO source has been set as
ATPG, the ATPG starts generating serialized algorith-
mic or pseudorandom test vectors. The response to
the test sequences generated by the ATPG is com-
pressed to a signature. The SAR is enabled only after
the first test vector is scanned out of the selected/
attached B-S chain. This is important in ensuring that
the unknown values that are scanned out when the first
vector is scanned in do not corrupt the signature. Also,
after the last ATPG vector is scanned in, another vec-
tor needs to be shifted in to scan out the last response.
This housekeeping is performed automatically in the
BSM2 and is transparent to the user. For the last vec-
tor, a constant value is scanned into the B-S chain to
allow access to the last response. In the BSM2, this
value is 1.
Low Power Mode
To minimize power dissipation from the BSM2 several
approaches can be taken.
CMOS power dissipation is strongly dependent on
input voltage levels. Maintaining logic levels within
0.5 V of VDD and VSS will minimize power dissipation in
any mode of operation.
The output loads, particularly the TAP signals, are a
large factor determining the power dissipation of the
device. 3-stating or disabling these signals when they
are not used will minimize power consumption.
To reduce power dissipation below 43 mW, four com-
plimentary approaches can be used when the device is
not executing a scan operation. To reduce power dissi-
pation to <5 mW, the external master clock for the
BSM2 should be disabled.
To achieve low (<43 mW) power dissipation,
s
All TAP output signals should be 3-stated. (This is
accomplished using the TOE* pin and the TOEB bit
in the 1215E and the TOEB bit alone in the 497AE.)
s
CE* should not become active.
s
No internal registers should change state.
s
TCK generator (clock divider) circuitry (the only inter-
nal registers changing state when the BSM2 is not
executing a scan operation) should be disabled by
setting the value of the CDIV[2] bit of the CSC regis-
ter to 1.
When these four actions have been taken, the power
dissipation of the BSM2 will be less than 43 mW. This
is mainly from the internal clock drivers switching the
capacitive load of the clock tree.
相关PDF资料
PDF描述
1243-TYPE Uncooled Laser Transmitter
1245-TYPE Uncooled Laser Transmitter
125-0212-3 EINBAUSTECKER PUSH PULL 8POL
125-0213-6 STECKER PUSH PULL 4POL
125-0214-9 KUPPLUNG PUSH PULL 4POL
相关代理商/技术参数
参数描述
1215-EN 制造商:Thomas & Betts 功能描述:INSERT BUSHING--2
1215F10 功能描述:BATT PK 15.0V AA SIZE CARBN ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025
1215F2 功能描述:BATT PK 3.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025
1215F2X2 功能描述:BATT PK 6.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025
1215F2X3 功能描述:BATT PK 9.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面,5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H(163.0mm x 32.6mm x 117.6mm) 重量:3.5 磅(1.6kg) 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025