- 您现在的位置：买卖IC网 > PDF目录68777 > 1215E TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC PDF资料下载
参数资料
| 型号： | 1215E |
| 英文描述： | TEST/JTAG SUPPORT|CMOS|QFP|48PIN|PLASTIC |
| 中文描述： | 测试/ JTAG支持|的CMOS | QFP封装| 48PIN |塑料 |
| 文件页数： | 15/92页 |
| 文件大小： | 1041K |
| 代理商： | 1215E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
22
Agere Systems Inc.
User Manual
April 2001
Advanced Operational Mode
497AE and 1215E Boundary-Scan Master 2
BIST—Self-Test of the BSM2
Introduction
Definition and Classification of BIST in the BSM2
BIST for the BSM2 device must be clearly distin-
guished from system- or board-level BIST that can be
carried out (e.g., using ATPG) or initiated through a B-S
chain (e.g., by scanning a RUNBIST instruction into a
device on a B-S chain) using the capabilities of the
BSM2.
Since the BSM2 is designed to enhance board and
system testability, it follows that the quality of the BSM2
itself must be very high. As in the previous design
(497AA), both the memories (here the TVO and TVI
FIFOs) and the random logic are designed to include
Agere state-of-the-art BIST.
Memory BIST ensures 100% fault coverage over an
extended fault model (well beyond the stuck-at fault
model). The patented methodology used involves auto-
matic insertion of BIST in regular structures. This BIST
combines the characteristics of low overhead and com-
plete absence of BIST signature aliasing (i.e., pres-
ence of a modeled fault will always cause a test
failure).
The core portions of the random logic include partial-
scan BIST (PSBIST) techniques giving 96% stuck-at
fault coverage. Moreover, non-BIST scan techniques
are used to raise fault coverage for manufacturing test.
All latches, flip-flops, etc. in the noncore logic are
included in two full-scan paths used in manufacturing
test.
95% of the circuitry in the BSM2 contains BIST fea-
tures used in manufacturing test that can also be
invoked by a controlling processor when the BSM2 is
an assembled component in a board or system. The
remaining 5% comprises sections of the processor
interface and the CBIST register. Failure in either of
these parts of the BSM2 can be rapidly detected by
application software.
This section addresses the hardware self-test features
built into the BSM2.
Three of the BSM2 self-test algorithms can be
accessed by the user when the BSM2 is embedded in
product. These algorithms are the memory self test, the
random logic self-test, and memory retention tests. The
last type is beyond the scope of this manual, and users
desiring further information about it should contact
Agere.
Impact on Connected Devices
When random logic BIST is activated in the BSM2, all
of the TAP outputs and the USEROUTx signals are dis-
abled (3-stated). This is not necessary (and not done)
during memory BIST.
Memory BIST in the BSM2
Following memory BIST, memory in the BSM2 will have
been corrupted; however, address pointers, etc. will
retain their original values.
Random Logic BIST in the BSM2
Random logic BIST tests only the core combinational
and registered logic of the design. Some of the periph-
eral I/O logic for communicating with the controlling
processor operates in normal (nontest) mode through-
out random logic BIST in order to allow communication
of BIST status, etc.
When random logic BIST is running, the only register of
the BSM2 that can be accessed by the controlling pro-
cessor is the CBIST register. The other registers are
locked and not unlocked until random logic BIST ends.
Random logic BIST o” is defined by the XECBIST bit
having the value 1 and the RLSKP bit’s having the
value 0. Random logic BIST off is defined by the
XECBIST bit’s having the value 0 or the RLSKP bit’s
having the value 1. Random logic BIST must be off in
order read the correct result signature.
BUG (August, 1988): The RDY signal is disabled (3-
stated) during random logic BIST and is not available
for use in handshake with the controlling processor.
相关PDF资料 |
PDF描述 |
|---|---|
| 1243-TYPE | Uncooled Laser Transmitter |
| 1245-TYPE | Uncooled Laser Transmitter |
| 125-0212-3 | EINBAUSTECKER PUSH PULL 8POL |
| 125-0213-6 | STECKER PUSH PULL 4POL |
| 125-0214-9 | KUPPLUNG PUSH PULL 4POL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 1215-EN | 制造商:Thomas & Betts 功能描述:INSERT BUSHING--2 |
| 1215F10 | 功能描述:BATT PK 15.0V AA SIZE CARBN ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
| 1215F2 | 功能描述:BATT PK 3.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
| 1215F2X2 | 功能描述:BATT PK 6.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
| 1215F2X3 | 功能描述:BATT PK 9.0V AA SIZE CARBON ZINC RoHS:否 类别:电池产品 >> 电池组 系列:Eveready® MSDS 材料安全数据表:Nickel Cadmium Battery MSDS 标准包装:1 系列:Cadnica 电池化学:镍镉 可充电:是 电池大小:D 单元数:10 电压 - 额定:12V 容量:4Ah 结构:正面至背面，5 排 x 2 芯电池 端接类型:焊片 尺寸/尺寸:6.42" L x 1.28" W x 4.63" H（163.0mm x 32.6mm x 117.6mm） 重量:3.5 磅（1.6kg） 请注意:- 配用:SY125-ND - BATT NICAD 1.2V D 4000MAH 其它名称:SY125-L025 |
发布紧急采购，3分钟左右您将得到回复。